The use of organic materials in electronic devices such as field effect transistors (FETs) and light emitting diodes (LEDs) has become an attractive approach to decrease weight and cost, simplify production, and increase versatility of these devices. Electronic devices containing polymer layers have been incorporated into applications such as active matrix displays 1 and integrated circuits. 2 For optimal FET performance, a polymer dielectric layer should be chemically and electrically compatible with the organic semiconductor, facilitating a smooth interface between adjacent layers. 3 Low leakage and tunable dielectric properties are also desirable. This requires that the layer be pinhole-free, with controlled thickness and composition.
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Current methods for depositing polymer layers include spincoating, ink-jet printing, and screen printing. 4 Unlike these methods, surface-initiated polymerizations can produce densely packed, conformal layers over any surface topology. Compared with other surface-initiated polymerization methods, ring-opening metathesis polymerization (ROMP) allows mild conditions and short reaction times. Therefore, we have chosen to investigate surface-initiated ROMP (SI-ROMP) as a method for forming polymer dielectric layers.
SI-ROMP has been demonstrated on Au, Si, and Si/SiO 2 surfaces using catalyst 1 and a variety of linking molecules. 5 Conformal block copolymers grown on Au nanoparticles demonstrated the living nature of SI-ROMP with catalyst 1. 6 We report here that SI-ROMP polymer layers can be used as the dielectric layer in electronic devices, either alone or in tandem with an inorganic dielectric layer. We also report that, as with solution-phase ROMP, 7 catalyst 2 is more active than catalyst 1 in SI-ROMP.
Polymer dielectric layers covalently attached to Au or Si/SiO 2 surfaces were formed via ROMP from surface-tethered metathesis catalysts (Scheme 1). Exposure of a self-assembled monolayer (SAM) of a linking molecule (3, 4, or 5) 8 to a solution of catalyst (1 or 2), followed by subsequent exposure to a solution of monomer, generated the polymer film. Between each of these steps, the surfaces were extensively rinsed with solvent to remove chemically unbound material.
Many variables were found to significantly affect the thickness and uniformity of SI-ROMP polymer films. Most importantly, catalyst 2 is far more active than catalyst 1. Given identical reaction conditions, films produced from catalyst 2 are up to 10 times thicker than those produced from catalyst 1. For example, using 4 as the linker, films produced after 15 min of exposure to a 3 M solution of norbornene at room temperature are nearly 2.5 µm in thickness using catalyst 2, versus 250 nm with catalyst 1. Furthermore, catalyst 2 produces polymer films greater than 300 nm thick from 1 M monomer solutions, whereas catalyst 1 requires concentrations in excess of 3 M to produce equivalent films.
Polymerization conditions were also found to affect SI-ROMP films. Decreased thicknesses result for polymerizations conducted above room temperature or for prolonged periods of time (>1 h). Almost no film remains after 24 h of polymerization time, suggesting that, as in solution-phase ROMP, secondary metathesis (chain transfer) reactions are occurring between growing chains. Slower than ROMP and promoted by elevated temperature, 9 secondary metathesis in SI-ROMP would lead to chain termination and generation of polymer fragments that are no longer covalently attached to the substrate.
Smooth, pinhole-free dielectric films are important, since the overlaying semiconductor layer of an FET must continuously bridge the source and drain contacts. 10 Electrical shorting between the gate and drain and/or source electrodes was observed due to pinholes present in untreated SI-ROMP polynorbornene films. Annealing at 135°C for 15 min densifies the films and significantly reduces the number of pinholes, resulting in relatively smooth, unshorted films.
Construction of FETs (as shown in Scheme 1) was demonstrated using the lamination method. 11 An SI-ROMP polymer dielectric layer was grown on an Au strip gate electrode (1000 Å thick, 1 mm wide) using linker 4, catalyst 2, and a 3 M norbornene solution. The thickness of the resulting polynorbornene film was 1.2 µm with a capacitance of 3 nF cm -2 measured at 20 Hz. After annealing, a 400 Å layer of pentacene was vapor-deposited over the polymer dielectric. This was pressed against a separate PDMS substrate containing parallel Au strips as drain and source electrodes spaced 240 µm apart. A representative current-voltage (I/V) diagram for the resulting FETs is shown in Figure 1 . Ranges for mobility and on/off ratio were 0.1-0.3 cm 2 V -1 s -1 and 10-100, respectively. 3 Little to no hysteresis was observed for these devices (see inset of Figure 1 ), indicating minimal charge buildup between the dielectric and semiconducting layers.
In addition to the lamination method, direct deposition of Au drain/source electrodes over the pentacene semiconducting layer also produced functioning FETs. Example I/V characteristics for these devices are shown in Figure 2 . As seen in previous studies, mobilities and on/off ratios (up to 10 -2 cm 2 V -1 s -1 and 100, respectively) were lower than those for the laminated devices due to partial degradation of the pentacene layer by the metal deposition. 11 The capacitance of the SI-ROMP dielectric films for these devices was found to have no significant frequency dependence down to 20 Hz (see inset of Figure 2) .
Finally, FETs were constructed using an SI-ROMP polymer dielectric layer covalently bound to a Si/SiO 2 (either native or thermally grown oxide) surface. Working devices were constructed using either catalyst (1 or 2), linker 3, and 2 M norbornene solutions.
Apart from washing extensively with solvent, no effort was made to remove residual (covalently bound or imbedded) catalyst from the polymer films. Rutherford backscattering spectroscopy (RBS) and medium energy ion scattering (MEIS) measurements, however, indicated very low surface concentrations of Ru for catalystfunctionalized SAMs as well as the washed films. Increasing the concentration of ruthenium bonded to the SAM may result in denser films and less leakage.
These devices demonstrate that surface-initiated polymer dielectric layers are both chemically and electrically compatible with other FET component layers. In general, a high yield (>90%) of working TFTs was obtained only with annealed dielectric films at least 1 µm thick. Further optimization of polymer growth conditions, yielding higher graft densities and reduced surface roughness, should allow the use of thinner films as well as improve the compatibility between the polymer film and organic semiconductor. 12 For devices using patterned (e.g., striped Au) substrates, the SI-ROMP polymer grows conformally over the gate electrode, eliminating the need to pattern the dielectric. Furthermore, spincoated dielectric layers tend to be thinner at the edges of the electrode, leading to a lower breakdown voltage. In contrast, the thickness of the surface-grown polymer layer can be about the same at the edges as for the flat surface, illustrating a clear advantage of SI-ROMP.
In conclusion, construction of FETs using SI-ROMP polymer dielectric layers has been demonstrated. Mild reaction conditions, short reaction times, and simple solution processing methods make SI-ROMP an attractive method for constructing polymer dielectric layers. Layer thicknesses ranging from below 100 nm to above 2 µm are accessible simply by varying the polymerization conditions. Research is underway in optimizing FET device characteristics, as well as incorporating SI-ROMP block copolymers into organicbased FETs. 
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